

4 an interface circuit configured to control access to said memory, the interface
5 circuit coupled to said memory;
6 an embedded processor configured to control the integrated circuit, the
7 embedded processor configured to control the interface circuit to receive information
8 therefrom;
9 an array processor for performing arithmetic calculations, the array processor
10 coupled to the interface circuit to receive information therefrom; and
11 wherein the array processor comprises:
12 a first multiply/accumulator (MAC) unit coupled to a first local memory,
13 the first local memory comprising a first plurality of operands;
14 a second MAC unit coupled to a second local memory, the second local
15 memory comprising a second plurality of operands; and
16 a shared operand unit coupled to the first MAC unit and the second
17 MAC unit for providing a shared operand to the first MAC unit for computing a first result in
18 association with the first plurality of operands and to the second MAC unit for computing a
19 second result in association with the second plurality of operands; and
20 wherein the first result and the second result are computed
21 independently of each other.

1 2. (Amended) The integrated circuit according to claim 1 wherein said array
2 processor uses a simplified IEEE floating point notation which excludes said IEEE floating
3 point exceptions, comprising underflow, overflow, divide by zero, inexact, and invalid.

4 [comprises:

5 a plurality of multiply/accumulators; and
6 a shared operand circuit coupled to provide a shared operand to at least
7 two of said plurality of multiplier/accumulators.]

1 (Amended)
2 3. The integrated circuit according to claim 1 wherein said interface circuit
3 includes a wire bundle for providing wide access data transfers between the interface and the
array processor.

1 4. The integrated circuit according to claim 3 wherein said wire bundle
2 comprises at least 256 wires.

1 5. (NEW) The integrated circuit according to claim 1 wherein the MAC unit
2 comprises a computational unit that multiplies a first operand by a second operand to obtain a
3 result and then adds or subtracts from the result a third operand, wherein the operands are
4 either scalars or vectors.

1 6. (NEW) The integrated circuit according to claim 1 further comprising
2 a global external bus unit for providing an interface between the integrated
3 circuit and the external environment, the global external bus unit coupled to the embedded
4 microprocessor by a system bus and by a separate dedicated bus.

1 7. (NEW) The integrated circuit according to claim 1 wherein the array
2 processor performs a plurality of vector operations selected from a group consisting of addition
3 of a plurality of vectors and multiplying a vector by a scalar.

1 8. (NEW) A array processor for frame rendering and DSP applications,
2 comprising:

3 a first arithmetic unit coupled to a first local memory, the first local memory
4 comprising a first plurality of operands, and the first arithmetic unit performing at least one
5 first single precision floating point operation of addition, subtraction, or multiplication;

6 a second arithmetic unit coupled to a second local memory, the second local
7 memory comprising a second plurality of operands and the second arithmetic unit performing
8 at least one second single precision floating point operations of addition, subtraction, or
9 multiplication;

10 a shared operand unit coupled to the first arithmetic unit and the second
11 arithmetic unit for providing a shared operand to both units; and

12 wherein the first arithmetic unit and the second arithmetic unit execute
13 independently and concurrently.